




n-MOS LOGIC CIRCUITS

to discharge the cap. faster, we need to increase I_d . However this increases Power and heat of the structure.

ENHANCEMENT LOAD

$$\text{if } V_{in} = V_{in}^0 \\ V' > V_T$$

$$\text{if } V_{in} = V_{in}^1 \\ V' < V_T$$



$$dV_C = \frac{1}{C} i_C(t) dt$$

$$\int_{V_{out}^0}^{V_{out}^1} dV_C = \frac{1}{C} \int_0^{\Delta t_{0 \rightarrow 1}} I_{dp} dt$$

$$I_{dp} = f(V_{GSP})$$

$$V_{out}^1 - V_{out}^0 = \frac{I_{dp}}{C} \cdot \Delta t_{0 \rightarrow 1}$$

$$\Delta t_{0 \rightarrow 1} = C_L \frac{V_{out}^1 - V_{out}^0}{I_{du}}$$

$$\underline{V_{in} = V_{in}^1 \approx V_{dd}}$$

$$V' \approx 0$$

n-MOS is Active

p-MOS is Cutt off.

$$\int_{V_{out}^1}^{V_{out}^0} dV_C = -\frac{1}{C_L} \int_0^{\Delta t_{1 \rightarrow 0}} I_{du} dt$$

$$I_{du} = f(V_{GSN})$$


$$V_{GSN} = V_{dd}$$

$$V_{out}^0 - V_{out}^1 = -\frac{1}{C_L} I_{du} \cdot (-\Delta t_{1 \rightarrow 0})$$

note minus
since

$$\Delta t_{0 \rightarrow 1} = \frac{V_{out}^1 - V_{out}^0}{I_{du}} C_L$$


note



however use
only ones
with arrows
for exam so
we show drain
and source.


CMOS

NOT




$$X = \bar{Y}$$

NAND



$$\overline{X_1 \cdot X_2} = Y$$

NOR



$$\overline{X_1 + X_2} = Y$$